Skip to main content

Sankalp Semiconductor is hiring for AMS Verification Engineer

Entity Name: Sankalp Semiconductor Private Limited

Job Name: AMS Verification Engineer

Number of openings: 3 candidates

Work Experience: 3 to 8 years

Work Location: Bangalore, Kolkata, Hubli, Ahmedabad

Educational Qualification: BE or B. Tech

Job Description.
Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System on- Chip. Sankalp Semiconductor is based in Sunnyvale, California, with offices in USA, India, Canada, Germany and Malaysia

Mixed Signal Verification team works on IP verification and SoC verification projects for our various tier1 & tier2 global customers. This team provides verification solution for the entire AMS verification cycle using industry standard methodology & tool. Candidate should be able to perform IP/SoC functional AMS simulation, gate level AMS simulation independently at Sankalp/Customer work location.

Qualification/Experience/Skills Required
3+ years of AMS Verification experience at IP/SOC level.

Strong knowledge of mixed signal concepts & digital-analog interface.

Experience in development of Test Plan, Coverage Plan, Test cases/Scenarios, assertions, AMS checkers, cover-points, etc.

Proficient in Verilog, System Verilog, VerilogAMS/Wreal languages & exposure to AMS models (VerilogAMS / Wreal /System Verilog RNM): ability to create and update existing ones.

Good understanding of transistor-level schematics & analysis of verification & good debugging capabilities of Model / Transistor level simulation.

Good grasp on scripting languages such as PERL and post processing languages like OCEAN

Exposure to UVM or Gate Level Simulations will be an added advantage.

Good Communication Skill & Learning Attitude.

Roles & Responsibilities
Work on SoC/Sub-system/IP AMS verification projects for our customers.

Building accurate & efficient behavioral models for analog design.

Define and develop AMS Verification environment with Behavioral models/Schematics using SV/UVM or other methodology.

Define Test plan, develop test case & checker automation and verify the design.

Achieve code and functional coverage as desired.

Run gate level AMS simulation.

Work independently owning the technical deliverables.

Company Address: Sankalp Semiconductor Private Limited, 401E, B-Wing (East), Campus 1, RMZ-Ecoworld SEZ, 20&21, Devarabisanahalli, Bellandur, Bengaluru 560103

Telephone: 080 4935 6500

Company Profile:
Sankalp Semiconductor is an advanced technology services provider offering comprehensive solutions from concept to prototype, in the semiconductor space. We offer an integrated portfolio of services to our clients in key domains including digital, analog, high speed physical interface IP, Embedded Memory Compiler and EDA modelling.We are the preferred semiconductor design service partners to several Fortune 500 companies in Automotive, Consumer Electronics, Industrial IoT and Medical electronics space. We help our customers achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System-on-Chip. Sankalp Semiconductor has centres in US, India, Canada and Germany.


Please Note: Kindly go through the above mentioned job description and if you have any queries related to the JD then call-up these phone numbers 080 4935 6500 and ask operator to connect the call to HR representative, Candidates must be registered themselves with company website and apply the job soon after reading this blog (i.e. by 1-2 days from the date of this blog posted) All the best.

Popular posts from this blog

Ready to Make an Impact? Join Accenture's Team as a Quality Engineer (Tester)

  Entity Name: Accenture India Private Limited Role in the Project: Quality Engineer (Tester) Work Location: Bengaluru – Full time Project Position Overview: Facilitates the development of comprehensive solutions through collaborative team efforts and seamless integration of diverse disciplines, aimed at expediting project delivery and ensuring high standards across the application lifecycle. Implements rigorous testing protocols encompassing security, API functionality, and regression testing. Designs and executes automation strategies, develops automated scripts, and assists in configuring data and environments. Engages in code evaluations, monitors performance, and identifies defects to foster continuous enhancement of the end-to-end testing process. Required Skills: Proficiency in Salesforce Testing Preferred Skills: Familiarity with Salesforce Lightning Web Components, and Salesforce Development Minimum Experience: At least 3 years of relevant experience Educational

Aricent Technologies holdings is hiring for Senior Engineer

Aricent Technologies holdings is hiring for Senior Engineer Entity Name: Aricent Technologies Holdings Private Limited Job description: Senior Engineer Job Reference: 41476 Work Experience:  4 – 5 Years Salary: Not Disclosed Educational Qualification: BE, BTech or ME, MS, MTech Work location: Bengaluru Desired profile To work independently on Analog layout design of block level and chip level from schematics. Hands on experience in Analog Layout design of various designs – SerDes, LVDS, DDR Phy, PLL, Linear and Switching regulators and analog building blocks – amplifiers, comparator, oscillator, voltage and current reference circuits etc. Good understanding of deep sub-micron and DFM issues and layout techniques Should have work experience in CMOS process technologies – 22nm, 28nm, 45nm, 65nm etc. Thorough working knowledge of layout design and physical verification tools – Cadence Virtuoso layout suite, Mentor Calibre, Synopsys Her